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packet. Flit is the transmission unit. In each cycle one ﬂit is
forwarded from each router, provided its destination output
port (in the next router) is not busy. Figure 1(a) shows the
architecture of a Tilera TILE64 router. It includes ﬁve full
duplex input-output ports. A three ﬂits buffer is associated to
each input port. Input ports are polled, based on Round-Robin
Arbitration (RRA). The ﬁrst packet in the buffer of the polled
input port is forwarded ﬂit by ﬂit to the next router on its
path if the buffer of the corresponding input port is not full.
Otherwise the next input port (based on RRA) is polled.
(a) Tilera TILE64 router [12] (b) Kalray MPPA 256 router [4]
Fig. 1. Architectures of two commercial NoC
This strategy requires very small buffers in routers. However
a ﬂow can be delayed by indirect blocking, as illustrated in
Figure 2. In this example, ﬂow f1 can be blocked by ﬂow f2 in
the upper-left router. The blocking duration can be increased,
because f2 can be blocked by f3 later on its path. Thus f1
can be indirectly blocked by f3.
Kalray MPPA 256 eliminates ﬂow control mechanism in
routers. Figure 1(b) shows the architecture of a Kalray MPPA
256 router. It includes ﬁve full duplex input-output ports. Four
sets of buffers are associated to each output port, one for each
other input port. For instance the four sets associated with
east output port correspond to north, west, south and compute
cluster input ports. As soon as a ﬂit arrives in an input port, it
is stored in the corresponding buffer of its destination output
port. For each output port, buffer sets are polled based on
RRA. The ﬁrst packet in the polled buffer set is transmitted
(there is no ﬂow control at this level).
One problem is to ensure that no buffer will overﬂow. In
that way, Kalray MPPA 256 implements ﬂow regulation in
source nodes. Each ﬂow bandwidth is limited, leading to a
bounded occupancy of each buffer set.
Compared to Tilera TILE64, Kalray MPPA 256 reduces
Abstract—In this paper, we consider two Network-on-Chip 
(NoC) architectures used within commercially available many-
core systems, namely Tilera TILE64 which implements ﬂow 
regulation within routers and KalRay MPPA 256 which imple-
ments ﬂow regulation in source nodes. The Worst-Case Traversal 
Time (WCTT) on the NoC has to be bounded for real-time 
applications, and buffers should never overﬂow. Different worst-
case analysis approaches have been proposed for each of these 
NoC architectures. However, no general worst-case analysis 
supporting both NoC architectures exists in the literature and 
most approaches are speciﬁc to one of the studied NoC. In this 
paper, we propose to use Recursive Calculus (RC) method for 
Tilera and KalRay. Furthermore, we compare the performances 
on a preliminary case study, in terms of WCTT and required 
buffer capacity. It allows to quantify the trade-off between delays 
and buffer occupancy.
I. INTRODUCTION
Many-core architectures are promising candidates to support 
the design of hard real-time systems. They are based on simple 
cores interconnected by a Network-on-Chip (NoC). Timing 
constraints, such as bounded delays, have to be guaranteed 
for hard real-time systems. Thus worst-case behavior of the 
NoC is a key feature for such systems.
However, the initial motivation when designing NoCs was 
to increase the average case throughput. NoCs can thus be used 
in hard real-time systems either by analyzing the Worst-Case 
Traversal Time (WCTT) of ﬂows on existing many-cores or 
by modifying the hardware so that no contentions can occur 
by design, leading to straightforward WC-TT for ﬂows.
Several NoC have been proposed based on the second 
approach [7], [8], [11]. However, none of these NoCs target-
ing hard real-time constraints are available in commercially 
existing many-core architectures, such as for instance the 
STMicroelectronics P2012/STHORM fabric [10], the Tilera 
Tile CPUs [12] or the KalRay MPPA [4].
In this work, we focus on these commercially existing 
architectures. More speciﬁcally we consider Tilera TILE64 
[12] and Kalray MPPA 256 [4], because they consider different
strategies for ﬂow control.
Tilera TILE64 implements ﬂow control in each router: a 
packet cannot be forwarded if the next output port on its 
path is busy. It corresponds to a classical wormhole switching 
mechanism [9]. A packet is divided in ﬂow control digits (ﬂits) 
of ﬁxed size. The ﬁrst ﬂit is called the header ﬂit. It contains 
routing information that deﬁne the path for all the ﬂits of the
ﬂow delay upper bounds, since the ﬂow regulation eliminates
indirect blocking. However required queue size increases with
overall ﬂow bandwidth.
The contribution of this paper is to propose a uniﬁed
approach for delay analysis of both Tilera TILE64 and Kalray
MPPA 256, as well as buffer occupancy analysis of Kalray
MPPA 256.
Several approaches have been proposed for Worst-Case-
Traversal-Time (WCTT) computation of NoC. Two main ex-
isting approaches can be used for Tilera TILE64, based on
Recursive Calculus (RC) [5] and Network Calculus (NC) [6].
The RC method offers a simple way to capture the wormhole
effect and the possible direct and indirect blocking that may
be induced in the network. Furthermore, in [6], au- thors
have compared these two timing analysis approaches and
showed that in practical cases (medium and high loads) the
RC methods provides tighter bounds compared to NC method.
One approach based on Network Calculus has been pro-
posed for delay and buffer analysis of Kalray MPPA 256 [4].
It assumes that the applications use all the available bandwith
on the different links. This is not the case for the real-time
applications considered in the context of this paper.
In this paper we show how RC can be used for delay
and buffer analysis of Kalray MPPA 256. We show how
such a uniﬁed approach can be used to compare WCTT on
both Tilera TILE64 and Kalray MPPA 256. We also show
how it can determine the required buffer size for a given
application (with known ﬂow bandwidth) on Kalray MPPA
256. A comparison of WCTT and required buffer size is
conducted on a preliminary case study.
II. WORST-CASE ANALYSIS FOR TILERA-LIKE NOC
The goal is to compute the WCTT of a ﬂow fi transmitted
on a Tilera-like NoC. fi follows a path which is an ordered
list of links. Different approaches have been proposed in
this context. Two of them, based on Network Calculus (NC)
and Recursive Calculus (RC) have been compared in [6].
It has been shown that RC based approach provides tighter
bounds in practical cases. Several enhancements of this RC
based approach have been proposed in order to better consider
Flow as well as NoC architecture features. Flow periods are
considered in [3] while a pipeline effect is addressed in [1].
Bounds are improved. In the context of this paper we focus on
initial RC approach [5], since it is much simpler to extend to
Kalray. Taking into account enhanced RC approaches is left
as future work.
The Recursive Calculus method [5] deﬁnes d(fi, lj) as
the upper bound on the transmission delay of ﬂow fi from
link lj to its destination. It corresponds to the duration from
the moment when the header ﬂit ﬁrst tries to access link lj
till the complete reception of the packet at the destination.
Thus the end-to-end delay for ﬂow fi is upper-bounded by
d (fi, first (fi)), where first (fi)) is the ﬁrst link of fi
path.
The approach proceeds in a set of recursive iterations which
can be represented by a tree. Let’s analyse ﬂow f1 of example
in Figure 2. This process is illustrated in Figure 3.
Fig. 2. Illustrative example
Fig. 3. WCTT (f1) computation tree of Tilera-like NoC
We have to compute d (f1, first (f1)), i.e. d (f1, l1). This
is the root of the tree. First f1 is delayed at its ﬁrst link l1 by
f2 which has to access link l2. As soon as f1 reaches router
R1, it is transmitted on link l6. Then, f1 reaches router R4
and it is transmitted on link l9. It cannot be delayed on this
last link, since there is no competing ﬂow. Thus we have to
add two durations:
• the blocking time of f1 in its source node, due to f2 (left
child of d (f1, l1) node),
• the transmission time of f1 till its destination, as soon as
l1 is free (right child of d (f1, l1) node).
The second duration is obtained by adding the time dc
needed to move the ﬁrst ﬂit of f1 from its source node to input
buffer of router R1, the time dsw + dc needed to compute the
route at R1 and move the ﬁrst ﬂit of f1 from R1 to R4, the time
to compute the route at R4 and the time needed to transmit
one f1 packet on link l9, i.e. S1/C. In the Recursive Calculus
method, this transmission time is denoted d (f1, null). Without
loss of generality, we assume dsw = dc = 1 cycle.
The ﬁrst duration is the sum of the time dc needed to move
one ﬂit of f2 from its source node to input buffer of router R1
and the time needed to transmit a packet of f2 to its destination
starting from link l2, i.e. d (f2, l2).
Since f2 is the only ﬂow transmitted on link l2, we have
d (f2, l2) = dsw+dc+d (f2, l4). Indeed, we have to take into
account the time needed to compute the route at R2 and then
move one ﬂit from R1 to R2 and the time needed to transmit
a packet of f2 from R2 to its destination.
Since f2 shares link l4 with f3, we have to add the blocking
time of f2 in R2 due to f3 and the transmission time of f2 till
its destination. These two durations do not include blocking
time. Thus they are computed like d(f1, l9), as shown in Figure
3.
Thus, assuming that Si/C = Si×dc, we get WCTT (f1) =
7 ∗ dsw + (6 + S1 + S2 + S3)× dc = 25 cycles.
III. WORST-CASE ANALYSIS FOR KALRAY-LIKE NOC
An approach for worst-case analysis of Kalray has been
proposed in [4]. It is based on Network Calculus theory [2].
Available bandwidth is split between ﬂows, insuring that no
link is overloaded. Each ﬂow is modeled by its allocated
bandwidth, thanks to the classical (σ, ρ) leaky bucket concept,
where σ is the largest burst and ρ is the long term rate of the
ﬂow. Based on Network Calculus theorems, the method derives
a WCTT as well as a worst-case buffer occupancy for each
ﬂow.
In this paper, we consider that each ﬂow is strictly periodic
and the overall application does not use all the available band-
width on the different links. Thus a straightforward application
of the approach in [4] leads to very pessimistic WCTT.
Here we propose to adapt RC based approach in Section II
to Kalray. We illustrate this adaptation using the same example
(Figure 2). Figure 4 shows the adapted computation tree. It is
a copy of Figure 3 where terms which are removed are crossed
out.
First, terms corresponding to indirect blocking are removed
(single line cross out). Indeed, Kalray does not implement ﬂow
control within routers. Thus indirect blocking will never occur.
Second, the inﬂuence of a directly blocking ﬂow ends as
soon it leaves the path of the ﬂow under study. In the example
ilustrated in Figure 4, f2 does not impact f1 after link l1, since
they are stored in different buffers in R1 (south output port
for f1, west output port for f2). Thus, in Figure 4, double line
cross out terms are removed.
Finally it leads to WCTT (f1) = 2 ∗ dsw + 3 ∗ dc + S1 ∗
dc + (S2 − 1) ∗ dc = 12 cycles.
The maximum occupancy for each output port buffer set
can be deduced from RC computation. This computation
determines all the packets which can delay the ﬂow under
study. The worst-case backlog experienced by this ﬂow in
a given output port is determined by considering all the
competing packet in the buffer set of this output port. For ﬂow
f1, its only competing packet is from ﬂow f2 and it does not
share any router buffer with f1. Thus the maximum occupancy
of buffers crossed by f1 is one packet from f1.
If we analyse ﬂow f2, it shares compute cluster output port
of R3 with one packet from f3. Thus it leads to a maximum
backlog of a packet of f2 and a packet of f3.
Fig. 4. WCTT (f1) computation tree of KalRay-like NoC
For any buffer set of any output port the maximum buffer
occupancy is obtained by analysing all the ﬂows which cross
this buffer set and considering the largest computed backlog.
IV. CASE STUDY
We consider the case study in Figure 5, where 6 ﬂows, f1 to
f6, are exchanged on a 3*3 2D-mesh NoC. These ﬂows have
static paths and are strictly periodic. For all the ﬂows, a packet
size of 50 ﬂits and a period of 1000 cycles are considered. The
goal is to evaluate the WCTT and the buffering occupancy of
the routers for both the Tilera-like and the Kalray-like NoCs
using the RC method described in previous sections.
Fig. 5. Case study
TABLE I






f1 258 4204 417
f2 258 4204 417
f3 207 5255 417
f4 103 3153 103
f5 156 5255 156
f6 103 3153 103
Table I summarizes WCTT obtained by RC method for both
Tilera and Kalray NoCs as well as WCTT for Kalray NoC
considering a straightforward application of the NC method in
[4] (σ = 50 ﬂits and ρ = 501000 ﬂits per cycle). We can observe
that Kalray NoC experiences lower WCTT than Tilera NoC.
The difference corresponds to the removing of the indirect
blocking ﬂows and the limitation of direct blocking ﬂows.
Such situations do not occur for ﬂows f4, f5 and f6. Table I
shows that the straightforward application of the NC method
is very pessimistic. This is due to the fact that in this example
the links are lightly loaded (never more than 15%).
Table II gives the maximum occupancy of one FIFO queue
and all the FIFO queues. For Tilera NoC, one FIFO queue is
always 3 ﬂits. This leads to 135 ﬂits for all the FIFO queues
(5 queues per router and 9 routers). For Kalray NoC, one
FIFO queue size has to be 150 ﬂits in order to guarantee that,
based on the application constraints (packet sizes and periods),
there will be no overﬂow. It leads to an overall queue size of
27000 ﬂits (20 queues per routers and 9 routers). These results
show that, even on a very simple application, removing ﬂow









Results of table I and II show that a trade-off between the
queue and the delays has to be found.
V. CONCLUSION AND PERSPECTIVES
In this paper we propose an uniﬁed approach to analyze
different types of NoCs: Tilera NoC which implements ﬂow
regulation within routers and Kalray NoC which implements
ﬂow regulation in source nodes. This approach is based on
Recursive Calculus. We applied this approach on a very basic
case study.
This approach has to be formalized and applied to larger
case study. Then, the proposed approach is based on the initial
RC [5]. It should be improved using results of more recent
works [3], [1].
Finally, another question concerns the impact of queue size
on WCTT. To what extend can we decrease the ﬂow WCTT
by increasing queue size?
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